View of Proposed Optimized Hardware Implementation for the S-box of the PRESENT Algorithm Using Combinational Logic Circuits

Return to Issue Details Proposed Optimized Hardware Implementation for the S-box of the PRESENT Algorithm Using Combinational Logic Circuits Download Download PDF